发明名称 |
Semiconductor memory device |
摘要 |
A sense amplifier (2) is connected to an input/output circuit (7), transmitting input/output data therebetween. The input/output circuit (7) is connected to an address scramble circuit (8). Furthermore, the input/output circuit (7) is connected to a data input/output terminal (DIO), externally transmitting data. The address scramble circuit (8) receives input data (INTDQ) from the data input/output terminal (DIO) and converts the input data (INTDQ) into write data (WD) in accordance with the layout of memory cells in a memory array (1) in response to a burn-in mode signal (BIT) outputted from an address key circuit (9) and a row address first signal RAF outputted from a row address buffer (6). Having the above configuration, a semiconductor memory device can be provided, which permits a prescribed stress to be imposed on its internal circuit only by inputting simple data even in a burn-in test. Moreover, a semiconductor memory device can be provided, which allows an external verification as to whether the device itself enters a burn-in mode or not.
|
申请公布号 |
US5710737(A) |
申请公布日期 |
1998.01.20 |
申请号 |
US19960652035 |
申请日期 |
1996.05.23 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
KOMIYA, YUICHIRO;FURUTANI, KIYOHIRO;OOISHI, TSUKASA;HAMADE, KEI |
分类号 |
G01R31/26;G01R31/28;G01R31/3185;G11C8/00;G11C11/401;G11C11/404;G11C29/00;G11C29/06;G11C29/18;(IPC1-7):G11C7/00 |
主分类号 |
G01R31/26 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|