发明名称 VIDEO SIGNAL DECODING METHOD AND VIDEO SIGNAL DECODER
摘要 <p>PROBLEM TO BE SOLVED: To provide a reproduced image in a reverse direction smoothly with a small memory capacity while avoiding increase 10 the circuit scale by conducting decoding processing of an object frame as required on each occasion. SOLUTION: In the case of decoding reproduction of I and P pictures, from a head of a GOP till an object frame, only the I and P pictures are decoded and a reproduced image of an object frame is obtained and simultaneously two newest reproduced images of the I and P pictures are stored in frame memories 91-93. The two reproduced images in the frame memories 91-93 is used for reference images and in the case of decoding reproduction of a B picture, a retrieval table 5 in which an address of each B picture and information in a bit stream storage memory 3 are stored is refered to read a bit stream of an object B picture as required from the bit stream storage memory 3 and decoding processing is conducted for each occasion and the result is outputted as a reproduced image 81.</p>
申请公布号 JPH1013791(A) 申请公布日期 1998.01.16
申请号 JP19960162546 申请日期 1996.06.24
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 OSADA ATSUSHI
分类号 H04N5/92;G06T9/00;H04N5/85;H04N5/937;H04N9/804;H04N19/102;H04N19/114;H04N19/159;H04N19/177;H04N19/42;H04N19/423;H04N19/426;H04N19/44;H04N19/46;H04N19/50;H04N19/503;H04N19/577;H04N19/70;H04N19/85;(IPC1-7):H04N5/92;H04N7/32 主分类号 H04N5/92
代理机构 代理人
主权项
地址