发明名称 System for reallocation of memory banks in memory sized order
摘要 A global standby System Management Interrupt (''SMI) is supplied to a CPU when all hardware interrupt requests (except a timer interrupt) are not generated for four seconds. The SMI routine sets the CPU to a stop grant state whereby the CPU goes to a sleep mode. Thus, the same sleep mode function is provided regardless of the operating system environment. Memory banks are reallocated in the DRAM logical address space in memory-size order such that a smaller address range is allocated to a bank with a larger memory size. For any address range allocated to any DRAM bank, there is a sequence of bits having a common value associated with all the memory address values belonging to the address range. Each sequence of bits is used as a decoding condition for the associated address strobe line. The memory address space of the CPU is separated into a plurality of memory address areas. Each memory address area has attribute information indicating the type of memory device to be allocated set in an attribute register file. When a bus cycle for a memory access is executed by the CPU, the attribute information in the memory address area corresponding to the value of the memory address from the CPU is read from the attribute register file and the type of the memory device to be accessed is determined by this attribute information.
申请公布号 US5706407(A) 申请公布日期 1998.01.06
申请号 US19940364720 申请日期 1994.12.27
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 NAKAMURA, NOBUTAKA;SENUMA, KOICHI
分类号 G06F1/32;G06F12/06;(IPC1-7):G11C12/02 主分类号 G06F1/32
代理机构 代理人
主权项
地址