发明名称 Array of bit line over capacitor array of memory cells
摘要 A semiconductor memory device includes, a) a semiconductor substrate; b) a field effect transistor gate positioned outwardly of the semiconductor substrate; c) opposing active areas formed within the semiconductor substrate on opposing sides of the gate; d) a capacitor electrically connected with one of the active areas; the capacitor comprising an inner storage node, a capacitor dielectric layer, and an outer cell node; the inner storage node electrically connecting with the one active area, the inner storage node having an upper surface at an elevation; e) a bit line; f) a dielectric insulating layer positioned intermediate the bit line and the other active area; and g) an electrically conductive bit line plug extending through the insulating layer to contact with the other active area and electrically interconnect the bit line with the other active area, the bit line plug being homogeneous in composition between the other active area and the elevation of the inner storage node upper surface. A method of producing such a construction is also disclosed.
申请公布号 US5705838(A) 申请公布日期 1998.01.06
申请号 US19960692748 申请日期 1996.08.06
申请人 MICRON TECHNOLOGY, INC. 发明人 JOST, MARK;DENNISON, CHARLES
分类号 H01L21/02;H01L21/768;H01L21/8242;H01L27/108;(IPC1-7):H01L27/108;H01L29/41 主分类号 H01L21/02
代理机构 代理人
主权项
地址