发明名称 Method and device for protecting the execution of linear sequences of commands performed by a processor
摘要 A method for detecting errors in a linear sequence of commands executed by a processor and stored in a memory at a predetermined start address, comprises the association of each word in the sequence to a bit of the start address. Before storing each sequence word into the memory, the method determines the value of an unused bit of the word so that the value of the associated bit of the start address will be equal to the result of a predetermined function applied to the bits of the word. When reading a sequence word in said memory, the method compares the result of said function applied to the bits of the word read, with the value of the associated bit of the start address, and transmits an error signal if a difference is detected.
申请公布号 US5701315(A) 申请公布日期 1997.12.23
申请号 US19950504113 申请日期 1995.07.19
申请人 SEXTANT AVIONIQUE 发明人 PITOT, CHRISTIAN;MICHEL, MARTINEZ
分类号 G06F12/16;G06F11/10;G06F11/28;(IPC1-7):G11C29/00 主分类号 G06F12/16
代理机构 代理人
主权项
地址