Improvements in or relating to semiconductor devices
摘要
<p>A technique of producing a semiconductor device or integrated circuit produces a planarized refill layer which has a more uniform thickness after polishing, such as by chemical-mechanical polishing (CMP). Dummy active areas are inserted between active areas in that portion of the substrate which would normally be occupied by a field oxide in order to reduce to "dishing" that occurs during CMP in these areas. The dummy active areas can take the shape of a large block, a partially or completely formed ring structure or a plurality of pillars the area density of which can be adjusted to match the area density of the active areas in that region of the substrate. The design rule for the pillars can be such that no pillars are placed where polycrystalline silicon lines or first level metallization lines are to be placed in order to avoid parasitic capacitances. <IMAGE></p>
申请公布号
EP0813239(A1)
申请公布日期
1997.12.17
申请号
EP19970102734
申请日期
1997.02.20
申请人
TEXAS INSTRUMENTS INCORPORATED
发明人
CHATTERJEE, AMITAVA;HOUSTON, THEODORE W.;CHEN, IH-CHIN;ESQUIVEL, AGERICO L.;NAG, SOMNATH;ALI, IQBAL;JOYNER, KEITH A.;HU, YIN;MCKEE, JEFFREY A.;MCANALLY, PETER S.