发明名称 Arithmetic circuit for calculating a square-root of a sum of squares
摘要 <p>The present invention is intended to provide an arithmetic circuit composed of a small number of parts, which can perform high-speed arithmetic operations for calculating a square-root of a sum of squares of two numbers. An arithmetic circuit according to the present invention provides absolute values of two inputs Sin1 and Sin2 are determined by absolute value calculators (1 and 2) respectively and are compared with each other by an absolute value comparator (3). According to the comparison result, a multiplexer (4) selects the smaller of the two absolute values and a multiplexer (5) selects the larger of the two absolute values. The smaller absolute value is shifted by a 2-bit right shifter (6) and by a 3-bit right shifter (7) respectively and the obtained results are added together by a (N-2)-bit adder (8). The sum of the shifted values is then added by a N-bit adder (9) to the larger absolute value. A square-root of the square-sum of two inputs Sin1 and Sin2 is thus approximately determined. &lt;IMAGE&gt;</p>
申请公布号 EP0811909(A1) 申请公布日期 1997.12.10
申请号 EP19970303885 申请日期 1997.06.05
申请人 SHARP KABUSHIKI KAISHA 发明人 ONODERA, TAKASHI
分类号 G06F7/00;G06F7/552;G06F7/76;G06F17/10;H03F3/45;(IPC1-7):G06F7/552 主分类号 G06F7/00
代理机构 代理人
主权项
地址