发明名称 |
IMPROVED SEMICONDUCTOR MEMORY WITH ROW DECODER OUTPUTTING ROW SELECTING SIGNAL AND ITS CONTROLLING METHOD |
摘要 |
<p>In a semiconductor memory circuit 100 according to the present invention, a column decoder 103 outputs column selecting signals to column lines (CL), whose output part is formed of inverter (125). A driving potential to be supplied to the inverter is set lower than a power supply potential Vcc supplied from outside. With this arrangement, a timing at which a bit line is connected to a data bus is determined by an amplification rate of a potential on the bit line, thereby providing the semiconductor memory device which performs a high speed and reliable operation. <IMAGE></p> |
申请公布号 |
EP0811985(A1) |
申请公布日期 |
1997.12.10 |
申请号 |
EP19950941868 |
申请日期 |
1995.12.25 |
申请人 |
OKI ELECTRIC INDUSTRY COMPANY, LIMITED |
发明人 |
TAKAHASHI, SHINYA;HONDA, TAKASHI |
分类号 |
G11C11/408;G11C11/4096;(IPC1-7):G11C11/407 |
主分类号 |
G11C11/408 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|