| 摘要 |
A high speed data access apparatus for memory allows only a first page data to perform normal mode access during initial operation, by means of latch control signal generation using a page address signal, and the accompanying page data to practice a page mode access. The apparatus realizes a high speed data access.
|
