| 摘要 |
A Dynamic Random Access Memory has multiple registers (29, 31) dedicated to column (35), and is controlled to refresh by reading multiple bit values (21, 23) from distinct capacitance storage cells (19, 41) consecutively, followed by consecutive refresh steps for the same capacitance storage cells equal in number to the number of consecutive read steps. As each bit value is read, it is stored in a distinct bit register reserved for that cell. The interleaved refresh provided minimizes DRAM access time, and provides a memory architecture wherein distinct, separate register arrays may be dedicated to and support distinctly different functions, such as servicing a CPU and a video system.
|
