发明名称 Wire bondable package design with maxium electrical performance and minimum number of layers
摘要 A semiconductor device package for one or more semiconductor dice having core circuits and input-output circuits uses a package substrate having one pair of biplanar conductive planes and another pair of biplanar conductive planes. The pairs of planes are positioned in a coplanar relationship between the package substrate top surface and bottom surface. The top surface has lands connected to the conductive planes and to the power bond pads for the core circuits and input-output circuits on the semiconductor die. The top surface has many top traces connected to the signal bond pads on the semiconductor die. The package substrate may have a die paddle connected to one land and/or thermal vias to conduct heat away from the semiconductor die. Power may be supplied to die core circuits through one pair of planes and to die input-output circuits through another pair of planes to decouple the core circuits from the input-output circuits and minimize noise induced false switching in either set of circuits. The core circuits and the input-output circuits may be powered by the same power supply or separate power supplies.
申请公布号 US5691568(A) 申请公布日期 1997.11.25
申请号 US19960656033 申请日期 1996.05.31
申请人 LSI LOGIC CORPORATION 发明人 CHOU, TAI-YU;DANDIA, SANJAY
分类号 H01L23/12;H01L23/498;(IPC1-7):H01L23/52;H01L23/48 主分类号 H01L23/12
代理机构 代理人
主权项
地址
您可能感兴趣的专利