发明名称 Memory controller with low skew control signal
摘要 An apparatus and a method are provided for delaying or skewing a control signal provided to an electronic device such as a memory device with an alignment delay, such that the overall delay associated with the alignment delay and the propagation delay associated with outputting the control signal to the electronic device substantially equals one or more integral cycles of a clock signal. As a result, the control signal received at the electronic device is substantially aligned with the clock signal. This results in synchronizing or realigning the asynchronously-generated control signal back into a synchronous environment. The apparatus and method have unique applicability when used in memory controllers and the like for handling memory accesses with one or more memory devices, in particular with memory devices having enhanced memory transfer modes or higher transfer speeds, where even a small amount of skew between a control signal and a clock signal may significantly degrade performance. A propagation delay, or delay factor, associated with outputting the control signal to the electronic device is computed based upon the process factor for the apparatus, as well as any temperature and/or voltage variations. In addition, the delay factor may be modified dynamically to account for real-time voltage and/or temperature variations.
申请公布号 US5692165(A) 申请公布日期 1997.11.25
申请号 US19950526988 申请日期 1995.09.12
申请人 MICRON ELECTRONICS INC. 发明人 JEDDELOH, JOSEPH M.;ROONEY, JEFFREY J.;NICHOLSON, RICHARD F.;KLEIN, DEAN A.
分类号 G06F1/10;G06F13/16;G11C7/10;G11C7/22;H03K5/13;H03K5/135;H03L7/081;H04L7/02;H04L7/033;(IPC1-7):G06F1/04 主分类号 G06F1/10
代理机构 代理人
主权项
地址