发明名称 BARRIER ENHANCEMENT AT THE SIALICIDE LAYER
摘要 <p>An improved barrier, and a method for forming such a barrier, between a semiconductor substrate and a metallized contact. A first metallic layer is deposited over the substrate and the contact well formed therein. The first metallic layer is then exposed to a gas to allow the gas to stuff the first metallic layer, thereby improving the barrier characteristics of the first metallic layer. A second metallic layer is deposited over the first stuffed metallic layer. A third metallic layer is then deposited over the second metallic layer. An anti-reflective fourth layer of metal is then deposited over the third metallic layer. The exposure of the first metallic layer to a gas and all of the metal layer deposition steps are performed in a low-pressure environment. Therefore, the present invention eliminates the need for time-consuming pressure breaks. As a result, the throughput of the present invention is substantially increased over prior art barrier formation processes. Also, as a result of subsequent processing steps required in the formation of semiconductor devices, the portions of the first metallic layer which are present outside of the contact well are removed. The remaining portion of the first metallic layer forms a self-aligned silicide within the contact well. Thus, the present invention eliminates the need for a separate etch step to remove unwanted portions of the first metallic layer, and also provides a self-aligned silicide without requiring a separate heating or sinter step.</p>
申请公布号 EP0804803(A1) 申请公布日期 1997.11.05
申请号 EP19940929856 申请日期 1994.09.22
申请人 VLSI TECHNOLOGY, INC. 发明人 BRUGGE, HUNTER, B.
分类号 H01L21/28;H01L21/285;H01L21/768;H01L23/485;H01L23/532;(IPC1-7):H01L21/285 主分类号 H01L21/28
代理机构 代理人
主权项
地址