发明名称 |
Integrated circuit having a built-in selft-test arrangement |
摘要 |
<p>An integrated circuit has a built-in self-test (BIST) arrangement (60). The built-in self-test arrangement includes a read only memory (ROM), (140) that stores test algorithm instructions. A ROM logic circuit (410) receives an instruction read from the read only memory and produces a group of output signals dependent upon the instruction. A BIST register 420 receives and stores the group of output signals from the logic circuit for controlling self-test of the integrated circuit <IMAGE> <IMAGE></p> |
申请公布号 |
EP0805460(A1) |
申请公布日期 |
1997.11.05 |
申请号 |
EP19970302975 |
申请日期 |
1997.04.30 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
HII, KUONG HUA;POWELL, THEO J.;CLINE, DANNY R. |
分类号 |
G01R31/28;G01R31/30;G06F1/08;G06F11/22;G06F11/27;G11C5/14;G11C29/12;G11C29/14;G11C29/16;G11C29/36;G11C29/38;G11C29/50;(IPC1-7):G11C29/00;G01R31/318 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|