发明名称 Task-splitting dual-processor system for motion estimation processing
摘要 A video processor system has separate and independent video processors for performing a variety of video processor functions required for encoding and decoding video signals. Each of the separate video processors performs its own individual set of video processor functions. During the encode process the first video processor performs motion estimation to provide motion estimation information which it applies to the second video processor. The second video processor receives the motion estimation information and performs forward and inverse discrete cosine transforms, quantization and dequantization, frame addition and frame differencing, as well as run length encoding. The run length encoding operation produces run/value pairs which are then applied to the first video processor. The first video processor performs variable length encoding upon the run/value pairs. During the decoding process the first video processor performs a variable length decode and applies the variable length decoded data to the second video processor. The second video processor performs run length decoding, dequantization, inverse discrete cosine transforms and frame addition according to the received variable length data. The inverse transformed data produced by this operation is then applied to the first video processor.
申请公布号 US5684534(A) 申请公布日期 1997.11.04
申请号 US19930067864 申请日期 1993.05.26
申请人 INTEL CORPORATION 发明人 HARNEY, KEVIN;KELLY, MIKE S.;LOESER, GARY
分类号 H04N7/26;H04N7/36;H04N7/50;(IPC1-7):H04N7/32 主分类号 H04N7/26
代理机构 代理人
主权项
地址