发明名称 Optimization processing for integrated circuit physical design automation system using chaotic fitness improvement method
摘要 The fitness of a cell placement for an integrated circuit chip is optimized by relocating at least some of cells to new locations that provide lower interconnect congestion. For each cell, the centroid of the net of cells to which the cell is connected is computed. The cell is then moved toward the centroid by a distance that is equal to the distance from the current position of the cell to the centroid multiplied by a "chaos" factor lambda . The value of lambda is selected such that the cell relocation operations will cause the placement to converge toward an optimal configuration without chaotic diversion, but with a sufficiently high chaotic element to prevent the optimization operation from becoming stuck at local fitness maxima. The new cell locations can be modified to include the effects of cells in other locations, such as by incorporating a function of cell density gradient or force direction into the computation. This spreads out clumps of cells so that the density of cells is more uniform throughout the placement. The attraction between cells in the nets is balanced against repulsion caused by a high local cell density, providing an optimized tradeoff of wirelength, feasibility and congestion.
申请公布号 US5682322(A) 申请公布日期 1997.10.28
申请号 US19940229949 申请日期 1994.04.19
申请人 LSI LOGIC CORPORATION 发明人 BOYLE, DOUGLAS B.;KOFORD, JAMES S.;SCEPANOVIC, RANKO;JONES, EDWIN R.;ROSTOKER, MICHAEL D.
分类号 G06F17/50;(IPC1-7):G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址