发明名称 Digital image processor
摘要 Pattern data is generated in accordance with horizontal and vertical synchronizing components of a video signal. The pattern data and the video signal are stored in a memory (37). The video signal is written in an effective image period, while pattern data is written in other periods. Write and read addresses for the memory are generated in accordance with the horizontal and vertical synchronizing components of the video signal. Thus, pattern data is written over the video signal corresponding to the position at which display is required. Whether the output read from the memory is a video signal or pattern data is discriminated by a signal discrimination circuit (33) in accordance with the read address. Pattern data and the video signal are individually signal-processed. In accordance with a result of the discrimination performed by the signal discrimination circuit, the output from a pattern data processor and the output from a video signal processor are switched and displayed by a monitor. <IMAGE>
申请公布号 EP0802672(A2) 申请公布日期 1997.10.22
申请号 EP19970106181 申请日期 1997.04.15
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 MATSUGAMI, TOSHIKI;MIYAZAKI, TORU
分类号 H04N5/278;G09G5/14;G09G5/395;H04N9/64 主分类号 H04N5/278
代理机构 代理人
主权项
地址