发明名称 |
A memory with optimized memory space and wide data input/output and systems and methods using the same |
摘要 |
<p>A single chip frame buffer 302 for use in a display subsystem 300 operable to display images as frames of preselected numbers of pixels, each pixel defined by a preselected number of bits of pixel data. Single chip frame buffer 302 includes an array of memory cells, a number of the memory cells in the array preselected to store pixel data defining a display frame and minimize excess cells. A data port is included having a predetermined number of terminals, the predetermined number of terminals being substantially equal to a number of lines of an associated bus.</p> |
申请公布号 |
EP0801375(A2) |
申请公布日期 |
1997.10.15 |
申请号 |
EP19970301403 |
申请日期 |
1997.03.04 |
申请人 |
CIRRUS LOGIC, INC. |
发明人 |
TAYLOR, RONALD T.;RAO, G.R. MOHAN;RUNAS, MICHAEL E. |
分类号 |
G11C11/401;G06F12/00;G09G5/00;G09G5/39;G11C5/00;G11C5/06;(IPC1-7):G09G1/16 |
主分类号 |
G11C11/401 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|