发明名称 RIPPLE-FREE PHASE DETECTOR USING TWO SAMPLE-AND-HOLD CIRCUITS
摘要 A phase detector comprises a ramp voltage generator for receiving a reference pulse of a constant frequency and an input pulse and producing a ramp voltage proportional to the phase difference between these pulses. A first sample-and-hold circuit samples the ramp voltage in response to a sampling pulse and holds the sampled voltage. To eliminate ripple component, a second sample-and-hold circuit is provided, which is also responsive to the sampling pulse for sampling a voltage from a constant voltage source and holding the sampled voltage. The voltages sampled by the first and second sample-and-hold circuits are input to a subtractor where the voltage difference between the two input voltages is detected. Ripple components generated by the two sample-and-hold circuits are cancelled out by the subtractor.
申请公布号 CA2081863(C) 申请公布日期 1997.10.14
申请号 CA19922081863 申请日期 1992.10.30
申请人 NEC CORPORATION 发明人 ICHIHARA, MASAKI
分类号 G01R25/00;H03D13/00;H03L7/091;(IPC1-7):G01R25/00 主分类号 G01R25/00
代理机构 代理人
主权项
地址