摘要 |
A hot clock adiabatic gate, using CMOS technology, incorporates an ancillary transistor. The gate is energized by multiple clock signals of different phases to reduce power consumption. The output logic voltage of the gate can reach full-rail voltage by allowing the CMOS technology to discharge via the ancillary transistor. The hot clock adiabatic gate and associated ancillary transistor may be incorporated into various logic circuits, such as an inverter, a memory cell, a NAND gate, and a NOR gate. In one configuration, a CMOS inverter is controlled by four clock signals having four discrete phases. The CMOS inverter optimally includes a CMOS gate transistor pair wherein the semiconductor channels of two ancillary transistors are in series with the semiconductor channels of the CMOS gate transistor pair.
|