发明名称 A circuit arrangement and method for extending the applicable voltage range and maintaining high input impedance of MESFET and HEMT circuits
摘要 <p>A circuit arrangement having an input terminal connected through a plurality of forward biased Schottky diodes (Jd1,Jd2..Jdn) connected in series to a gate of a transistor (Jd), wherein each Schottky diode (Jd1,Jd2..Jdn) has a Schottky barrier voltage and the number of Schottky diodes (Jd1,Jd2..Jdn) is selected such that the sum of the Schottky barrier voltages of the Schottky diodes (Jd1,Jd2..Jdn) connected in series plus the Schottky barrier voltage of the transistor gate-source diode is higher than a maximum voltage (Vns) between the input terminal (N) and the source terminal of the transistor (Jd) such that the impedance of the input terminal remains high. &lt;IMAGE&gt;</p>
申请公布号 EP0798859(A2) 申请公布日期 1997.10.01
申请号 EP19970105307 申请日期 1997.03.27
申请人 BUSHEHRI, EBRAHIM;SABER, MAJID 发明人 BUSHEHRI, EBRAHIM;SABER, MAJID
分类号 H03K19/0952;H03K19/017;(IPC1-7):H03K19/00 主分类号 H03K19/0952
代理机构 代理人
主权项
地址
您可能感兴趣的专利