| 摘要 |
<p>An ADC (18) including a comparator (40) sets, bit-by-bit, a successive approximation binary register (42). Feedback means (42, 44, 48) for auto-biasing, auto calibration, and offset compensation within the ADC (18) are provided. The ADC (18) sets itself to a high degree of accuracy automatically by reference to a master voltage reference. A number of identical ADCs (18) are connected in parallel to provide an increased sampling rate. The ADC (18) architecture compensates for component tolerance differences, for common mode noise, and for secondary parasitic effects. The ADC (18) operates with high resolution at high speed (e.g. 10 bits at 50 MHz), and can be implemented in MOS technology with good integrated circuit chip yield and is compatible with new ASICs. <IMAGE></p> |
