发明名称 |
DATA PROCESSOR WITH BUILT-IN DRAM |
摘要 |
A data processor incorporating a DRAM, which can be used in the architecture of a personal computer, amusement equipment, etc., for processing graphics at a high speed. When a frame buffer, command memory, and picture processor are incorporated in one chip so as to improve the drawing ability of a picture processor, an optimum arrangement can be obtained along the flow of information. Therefore, no signal delay occurs and the operating speed of the picture processor can be improved, because circuitous interconnections are eliminated so that the area of the chip can be reduced.
|
申请公布号 |
WO9735317(A1) |
申请公布日期 |
1997.09.25 |
申请号 |
WO1996JP00731 |
申请日期 |
1996.03.21 |
申请人 |
HITACHI, LTD.;YAMAGISHI, KAZUSHIGE;SATO, JUN;MIYAMOTO, TAKASHI |
发明人 |
YAMAGISHI, KAZUSHIGE;SATO, JUN;MIYAMOTO, TAKASHI |
分类号 |
G06F15/78;G11C5/02;G11C7/10;(IPC1-7):G11C11/34;G06F12/02;G06T1/20 |
主分类号 |
G06F15/78 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|