LAYOUT DESIGNING METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT,申请号JP19960047740-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	LAYOUT DESIGNING METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT
摘要
申请公布号	JPH09246389(A)	申请公布日期	1997.09.19
申请号	JP19960047740	申请日期	1996.03.05
申请人	YAMAHA CORP	发明人	YOKOYAMA MOTOO
分类号	H01L21/822;G06F17/50;H01L21/82;H01L27/04;(IPC1-7):H01L21/82	主分类号	H01L21/822
代理机构		代理人
主权项
地址

您可能感兴趣的专利

Reactor system for conversion of alkanes to alkenes in an external FCC catalyst cooler

Pellet handling and external inspection equipment

High frequency dielectric composition

Detergent compositions

Stable liquid detergent containing insoluble oxidant

Method of preparing 4-dichlorophenyl-1-tetralones

System, detector and method for trace gases

Magnetically modulated polymeric drug release system

Product label handling machine

Process and apparatus for the introduction of gas into a discharge opening of a metallurgical container containing molten metal

Dispensing container

Liver transplant clamp

Fluid drainage needle method of use

Toy glider with variable dihedral wings

Motion simulator for vehicle driver

Fluid pump apparatus

Combined rigid profile and stretching roof bolt with expansion element