Pipelined microprocessor that prevents the cache from being read when the contents of the cache are invalid

摘要

The power consumed by a cache memory when the cache is read is reduced by utilizing a cache access circuit to prevent the cache from being read when the information stored in the cache is invalid, such as when the processor is powered up, reset by a user, or an invalidation bit is set.