发明名称 |
Method for executing speculative load instructions in high-performance processors |
摘要 |
<p>A method for selectively executing speculative load instructions in a high-performance processor is disclosed. In accordance with the present disclosure, when a speculative load instruction for which the data is not stored in a data cache is encountered, a bit within an enable speculative load table which is associated with that particular speculative load instruction is read (62) in order to determine a state of the bit. If the associated bit is in a first state, data for the speculative load instruction is requested (66) from a system bus and further execution of the speculative load instruction is then suspended (68) to wait for control signals from a branch processing unit. If the associated bit is in a second state, the execution of the speculative load instruction is immediately suspended (74) to wait for control signals from the branch processing unit. If the speculative load instruction is executed in response to the control signals, then the associated bit in the enable speculative load table will be set (80) to the first state. However, if the speculative load instruction is not executed in response to the control signals, then the associated bit in the enable speculative load table is set (72) to the second state. In this manner, the displacement of useful data in the data cache due to wrongful execution of the speculative load instruction is avoided.</p> |
申请公布号 |
EP0789299(A1) |
申请公布日期 |
1997.08.13 |
申请号 |
EP19970300492 |
申请日期 |
1997.01.27 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
LOPER, ALBERT JOHN;MALLICK, SOUMMYA;PUTRINO, MICHAEL |
分类号 |
G06F9/312;G06F9/38;(IPC1-7):G06F9/38 |
主分类号 |
G06F9/312 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|