发明名称 |
HANDOTAISOCHI |
摘要 |
A semiconductor memory device which has a memory portion and a counter to count rows and/or columns of the memory portion, the counter being so constructed to return to a reset mode at the beginning of an address counting sequence when coming up to an arbitrary address such that an address or addresses corresponding to a region of the memory containing one or more defective memory cells and occurring after the arbitrary address are inaccessible. The counter thereby comprises a defective bit relief circuit built into the memory device. |
申请公布号 |
JP2639650(B2) |
申请公布日期 |
1997.08.13 |
申请号 |
JP19870007166 |
申请日期 |
1987.01.14 |
申请人 |
NIPPON TEKISASU INSUTSURUMENTSU KK |
发明人 |
HASHIMOTO SEIJI;TACHIBANA TADASHI |
分类号 |
G11C11/401;G11C29/00;G11C29/04;G11C29/44;(IPC1-7):G11C29/00 |
主分类号 |
G11C11/401 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|