摘要 |
A power conservation apparatus in a computer system. This apparatus includes an identification register in a processor comprising a contents including a plurality of flags for identifying the characteristics of the processor. One of these characteristics may be whether the processor includes static logic devices. In such systems, the clock connected to the processor may be halted, without the corruption of data in the processor. Other characteristics may include whether the processor is clocked at the same rate as the system, or whether the processor may operate on a lower voltage power source. The apparatus further comprises a transmission circuit for transferring the contents of the identification register from the processor to a system coupled to the processor upon the receipt of a first code. The apparatus also comprises a reception circuit in the system for receiving the contents of the identification register, a storage circuit for storing the contents of the identification register, a determination circuit in the system for determining the contents of the storage circuit, such as a logic unit, and a clock halt circuit for stopping the clock. In this manner, various characteristics of the processor may be determined allowing the system to be reconfigured and power conserved appropriately.
|