发明名称 SEKISOHANDOTAISOCHINOSEIZOHOHO
摘要 PURPOSE:To reduce malfunctions at the time of reflow adhering, to reduce punch forming metal molds and to improve production efficiency by connecting corresponding lead terminals of a plurality of IC chips before the chips are isolated from a film tape at the time of mounting them in multi-stage. CONSTITUTION:Film tapes 6, 6 for placing memory ICs 15 are disposed at a predetermined interval in upper and lower stages, corresponding lead terminals 5 are adhered in a state that the ICs 15 are disposed on the tapes 6, 6, the two ICs 15 are simultaneously fed, and mounted on a printed substrate. Since the lead terminals are punch-formed to the 2 ICs 15 with the corresponding terminals 5 adhered, the thickness of the terminals 5 become thick so that its bent scarcely occur advantageously. The type of metal mold may be only one, and since the terminals 5 are adhered in advance even when substrate terminals 11 are adhered to the terminals 5 by reflowing, a malfunction scarcely occur.
申请公布号 JP2631665(B2) 申请公布日期 1997.07.16
申请号 JP19870239180 申请日期 1987.09.24
申请人 HITACHI MAKUSERU KK 发明人 ARAKAWA RYUTARO
分类号 H05K1/18;H01L25/10;H01L25/11;H01L25/18;H05K3/34;(IPC1-7):H01L25/065;H01L21/60;H01L25/07 主分类号 H05K1/18
代理机构 代理人
主权项
地址