发明名称 Autodoping prevention and oxide layer formation apparatus
摘要 To form a MOS transistor with a LDD structure, the transistor is formed in a well region. There is formed a gate oxide layer on a silicon substrate and an N+ type poly-silicon layer serving as a gate electrode is formed on the gate oxide layer. The poly-silicon layer is doped with phosphorus atoms. Then, a surface of the silicon substrate is exposed in a LDD region serving as a source/drain region as formed with phosphorus implantation. The LDD region of the transistor is implanted with phosphorus ions. Subsequently, a side wall is formed on the gate electrode. To enhance the adherence of the side wall material and activate the phosphorus ions implanted in the previous step, annealing and formation of an oxide film are effected. This thermal treatment prevents the phosphorus atoms from deporting the gate electrode of the poly-silicon layer and self diffusing into the LDD region. This thermal treatment is performed with nitrogen gas containing 1 to 5 volume % at the initial stage thereof.
申请公布号 US5648282(A) 申请公布日期 1997.07.15
申请号 US19930066758 申请日期 1993.05.24
申请人 MATSUSHITA ELECTRONICS CORPORATION 发明人 YONEDA, KENJI
分类号 H01L21/265;H01L21/316;H01L21/336;H01L21/8234;H01L29/10;(IPC1-7):H01L21/316 主分类号 H01L21/265
代理机构 代理人
主权项
地址