发明名称 Output control circuit for semiconductor memory
摘要 An improved output control circuit for a semiconductor memory keeping a certain dependent relationship between a data outputted from a sense amplifier and a latch enable signal when a sense amplifier output detecting unit detects a state change of a node, which includes a sense amplifier output detecting unit for initializing and enabling a sense amplifier to have a certain state when the sense amplifier is in an equalizing state in accordance with voltage applied thereto and for detecting whether voltage levels of both output nodes of the internal amplifying unit are different; a delay unit for delaying an output signal of the sense amplifier output detecting unit for a predetermined time; and an output control unit for outputting an output signal of the delay unit when the sense amplifier is enabled.
申请公布号 US5648932(A) 申请公布日期 1997.07.15
申请号 US19950581221 申请日期 1995.12.29
申请人 LG SEMICON CO., LTD. 发明人 KANG, HEE-BOK
分类号 G11C11/417;G11C7/06;G11C7/22;G11C11/419;H03K19/0175;(IPC1-7):G11C7/00 主分类号 G11C11/417
代理机构 代理人
主权项
地址