| 摘要 |
An integrated circuit data processor (30) includes a central processing; unit (31) with separate internal instruction (32) and load/store (33) buses. The data processor (30) includes a nonvolatile memory (34) connected to the instruction bus (32). In a first mode of operation, a system integration unit (36) allows cross-bus accesses from the load/store bus (33) to the nonvolatile memory (34) on the instruction bus (32). These cross-bus accesses allow the central processing unit (31) to access system parameters from the same nonvolatile memory (34) which stores the program. In a second mode of operation, a control bit in the system integration unit (36) routes accesses from the load/store bus (33) to the nonvolatile memory (34) off-chip. The central processing unit (31) continues to access instructions from the nonvolatile memory (34) in the second mode. In this way, system parameters normally stored in the nonvolatile memory (34) may be accurately calibrated.
|
