| 摘要 |
The present invention implements adiabatic logic (600) using a pipeline structure which allows simultaneous evaluation of cascaded functions (CO) using MOS technology and a six-phase clock cycle, in which the cascaded logic functions are simultaneously evaluated during a single phase of operation.
|
