发明名称 |
Semiconductor device capable of reducing a clock skew in a plurality of wiring pattern blocks. |
摘要 |
In a semiconductor device including a clock driver which provides clock signals, a plurality of electronic elements which are operable in timed relation to the clock signals, provided are a plurality of lattice-shaped wiring blocks to which the electronic elements are connected and each of which has a center portion, and an interconnecting wiring pattern connected to the center portion. The interconnecting wiring pattern connects the clock driver with the center portion of each lattice-shaped wiring block so that a distance between the clock driver and each center portion is substantially equal to one another in the center portions. <IMAGE> |
申请公布号 |
EP0612151(A3) |
申请公布日期 |
1997.05.21 |
申请号 |
EP19940102242 |
申请日期 |
1994.02.14 |
申请人 |
NEC CORPORATION |
发明人 |
OKAMURA, HITOSHI, C/O NEC CORPORATION |
分类号 |
H01L21/82;G06F1/10;H01L21/822;H01L27/04;H03K19/003 |
主分类号 |
H01L21/82 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|