发明名称 Branch prediction cache with multiple entries for returns having multiple callers
摘要 A Branch Prediction Cache (BPC) selects from among multiple branch address entries for a single return-type instruction that returns to multiple callers. The BPC has a branch address associative memory, a return address associative memory, and word line logic used to validate and qualify entries. The branch address associative memory monitors program addresses for previously stored branch addresses. The return address stack (RtnStack) stores the return addresses for the most recent call-type instructions. The top of the stack is input to the return address associative memory. When a program address has multiple matches in the branch address associative memory, the return address associative memory enables only the entry that has an associated return address matching the top of the RtnStack. In an alternate embodiment, the return address associative memory is combined with a branch address cache and target address associative memory.
申请公布号 US5623614(A) 申请公布日期 1997.04.22
申请号 US19930122922 申请日期 1993.09.17
申请人 ADVANCED MICRO DEVICES, INC. 发明人 VAN DYKE, KORBIN S.;WIDIGEN, LARRY;PUZIOL, DAVID L.
分类号 G06F9/38;(IPC1-7):G06F9/42 主分类号 G06F9/38
代理机构 代理人
主权项
地址