发明名称 AUTOMATIC EQUALIZER AND DIGITAL SIGNAL REPRODUCING DEVICE
摘要 PROBLEM TO BE SOLVED: To reduce the power consumption by reducing the number of bits for multiplication for calculating tap coefficients of automatic equalization and curtailing the circuit scale. SOLUTION: A signal sequence from an analog/digital converter is sent to a transversal filter 12 to apply convolutional computation to tap coefficients and to send the result to a transmission sequence predicting circuit 20 to output prediction transmission data. An error calculating circuit 27 subtracts the output of the filter 12 from that of the circuit 20 to determine the prediction error, and a tap coefficient calculating circuit 30' calculates each tap coefficient of the transversal filter 12 so as to minimize this prediction error. A multiplication circuit 51 of the circuit 30' extracts MSB, namely, the sign bit by a MSB extracting circuit 54 to send it to multipliers 52a to 52e to multiply it by the sequence of input signals. For multipliers 52a to 52e, 1×8bit multipliers are used.
申请公布号 JPH0997477(A) 申请公布日期 1997.04.08
申请号 JP19950276891 申请日期 1995.09.29
申请人 SONY CORP 发明人 TANAKA AKIO;HIRASAKA HISAKADO
分类号 H04B3/04;G11B20/10;H03H21/00;H04B3/06;(IPC1-7):G11B20/10 主分类号 H04B3/04
代理机构 代理人
主权项
地址