Processor with architecture for improved pipelining of arithmetic instructions by forwarding redundant intermediate data forms

摘要

A processor providing a redundant intermediate form of a result in fewer than the total number of clock cycles needed to calculate a final complete result. The redundant form is forwarded to subsequent instructions or operations capable of utilizing the redundant intermediate form to enhance the performance of the processor.