发明名称 SYSTEM AND METHOD FOR DATA COMMUNICATION
摘要 PROBLEM TO BE SOLVED: To generate a receiver enabled signal and a received data signal in response to a serial transmission signal by receiving the serial transmission signal. SOLUTION: A phase locked loop 16 generates a recovered clock signal in response to a received data signal. A 1st circuit 20 generates a digitized data symbol in response to the received data signal and the recovered clock signal. A nibble packetizer 28 generates a data packet from the digitized data symbol and synchronizes transmission of a data packet in response to a receiver enabled signal, the digitized data symbol and the recovered clock signal.
申请公布号 JPH0998162(A) 申请公布日期 1997.04.08
申请号 JP19960061203 申请日期 1996.03.18
申请人 TEXAS INSTR INC <TI> 发明人 JIEISON BII II JIYURIYAN
分类号 H04L7/033;H04J3/06;H04L7/04;H04L25/49 主分类号 H04L7/033
代理机构 代理人
主权项
地址