发明名称 |
Analog-to-digital converter with optional low-power mode |
摘要 |
An IC chip having an analog-to-digital converter together with control circuitry for effecting switchover between normal-power mode and low-power mode. The control circuitry includes a first D-type flip-flop with reset which receives on its "D" input a continuous high signal; on its differential clock inputs the flip-flop receives complementary logic signals derived from the "conversion start" (CONVST) signal applied to one pin of an 8-pin chip. In normal mode, the CONVST signal is a short pulse having an initial negative-going (falling) leading edge, and the flip-flop responds to that leading edge by producing a high Q output (CONVEN). This signals the A/D converter to carry out a conversion. In low-power mode, the CONVST short pulse is positive. The subsequent negative-going (falling) trailing edge of the pulse activates the flip-flop to cause its Q output to go high and turn on the A/D converter. The control circuitry includes a second D-type flip-flop (this one with set) which receives on its D input the CONVST signal. The Q output. of the second flip-flop generates a mode switchover control signal (designated SLEEPB). During low-power mode, established by the use of positive-going CONVST pulses, the low CONVEN signal at the end of conversion clocks the second flip-flop to sample CONVST on its D input, thereby causing the Q output of the second flip-flop (SLEEPB) to go low and switch the A/D converter into low-power status.
|
申请公布号 |
US5619204(A) |
申请公布日期 |
1997.04.08 |
申请号 |
US19950394709 |
申请日期 |
1995.02.27 |
申请人 |
ANALOG DEVICES, INCORPORATED |
发明人 |
BYRNE, MICHAEL;PRICE, COLIN;REIDY, JOHN;SMITH, SIMON |
分类号 |
H03M1/00;H03M1/12;(IPC1-7):H03M1/00 |
主分类号 |
H03M1/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|