发明名称 ERROR CHECK CODE GENERATING METHOD AND DEVICE
摘要 PROBLEM TO BE SOLVED: To improve the error check capability by receiving ID information as a symbol in the unit of 4-bit and generating a reed Solomon code defined in a finite field GF(2<4> ) as an ID information error check code. SOLUTION: The device is made up of a 1st adder 21, a 1st switch 22, a 1st delay device 23, a 2nd adder 24, a 2nd delay device 25, a 1st multiplier 26 multiplying a coefficient ofα<4> , a 2nd multiplier 27 multiplying a coefficientα, and a 2nd switch 28 selecting ID data in 4-bit from the input terminal 20 or 4-bit output data from the 2nd delay device 25 and providing the selected output to an output terminal 29. The delay devices 23, 25 and the multipliers 26, 27 are cleared by a clear pulse ahead the data input. Then the ID information and an error check code for ID information are blocked in the unit of 4-bit and a reed Solomon code defined in a finite field GF (2<4> ) based on each symbol is generated as an ID information error check code.
申请公布号 JPH0993143(A) 申请公布日期 1997.04.04
申请号 JP19950249379 申请日期 1995.09.27
申请人 VICTOR CO OF JAPAN LTD 发明人 HIGURE SEIJI;OISHI TAKESHI
分类号 G06F11/10;G11B20/18;H03M13/00;H03M13/15;H04L1/00;(IPC1-7):H03M13/00 主分类号 G06F11/10
代理机构 代理人
主权项
地址