| 摘要 |
A serial data transfer apparatus includes a receiving shifter 107 for receiving serial data, and storing each bit thereof while shifting them to convert the received serial data into parallel data; a control register 102 for controlling the permission of receiving operation; a status register 103 for storing the error information of receive data; and a reset signal generating circuit 108 for clearing the contents of the status register 103 regardless of set/reset of a receiving permission bit. The serial data transfer apparatus is configured so that even where the receiving permission bit of the control register 102 is reset to "0", the reset signal RESET of the status register 103 is not generated, whereby the information of the status register 103 is protected from being destroyed. |
