发明名称 |
Interface protocol for testing of a cache memory |
摘要 |
A computer system includes a microprocessor and an external cache memory coupled to the microprocessor. The cache memory includes a memory array and an apparatus for initiating a routine to test the integrity of the memory array in response to a signal asserted by the microprocessor. The apparatus generates a two-bit status signal coupled to the microprocessor for communicating IDLE, ACTIVE, PASS and FAIL states of the test routine. The apparatus initiates the test routine a predetermined of number clock cycles after the assertion of the signal provided by the microprocessor. |
申请公布号 |
US5617534(A) |
申请公布日期 |
1997.04.01 |
申请号 |
US19960582380 |
申请日期 |
1996.01.11 |
申请人 |
INTEL CORPORATION |
发明人 |
BALMER, MARK J.;WAGGONER, MARK R. |
分类号 |
G06F11/22;G11C29/08;(IPC1-7):G06F11/00 |
主分类号 |
G06F11/22 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|