发明名称 DESCRAMBLING DEVICE
摘要 PROBLEM TO BE SOLVED: To control the generation timing of a scrambling key with a timing signal and to make the decoding of the scrambling key to be difficult. SOLUTION: In a packet analysis circuit 101, first and second key data in data are detected and are stored in first and second key data registers 104 and 105. First and second key generation circuits 106 and 107 generate a first key and a second key from first and second key data, and the scrambling key is generated by the exclusive OR. A random number generator 109 generates a PN code used for scrambling with the scrambling key as an initial value and removes scrambling by adding the PN code to data. A control signal CON is supplied to the first key generation circuit 106 from a timing generation circuit 110 and the first key generation circuit 106 is controlled by the control signal CON. In the random number generator 109, the scrambling key is generated only at timing when the initial value is required.
申请公布号 JPH0983511(A) 申请公布日期 1997.03.28
申请号 JP19950232631 申请日期 1995.09.11
申请人 SANYO ELECTRIC CO LTD 发明人 KIMURA KAZUHIRO;HAYASHIBE SHIGEAKI;OZAWA TOSHIYUKI;HIRAMATSU TATSUO;TOMITA YOSHIKAZU
分类号 H04L9/16;H04B1/16;H04H20/00;H04H20/62;H04H60/15;H04H60/23;H04L9/18;H04L9/20;H04L29/06;(IPC1-7):H04L9/20;H04H1/00 主分类号 H04L9/16
代理机构 代理人
主权项
地址