发明名称 System and method for debugging a computing system
摘要 A system and method for debugging a development computing system is disclosed. The BIOS in the development system includes a debug engine. Interrupt-handling macros in BIOS include an entry macro to direct debug output codes (e.g., port 80 and beep codes) to the debug engine. A near entry macro is added to BIOS-segment macros (e.g., F000 segment) which provides the offset of the debug engine. A far entry macro is added to non-BIOS-segment macros which provides the segment and offset of the debug engine. The debug engine sends the output codes to a remote host computer via a communication channel (e.g., a bi-directional parallel port) on the development system. The debug engine also saves the contents of various registers on the development system to the host computer. Thus, the invention can be used in a stackelss environment. Debug commands (e.g., memory dump, set break address) can be issued from the host computer to the development system via the communications channel. Such commands are executed on the development system in accordance with program instructions in the debug engine. Debug data associated with the development system may be sent to the host computer via the communications channel in response to a debug command (e.g., memory dump data). Thus, a user can interactively and remotely debug the development system.
申请公布号 US5615331(A) 申请公布日期 1997.03.25
申请号 US19940265376 申请日期 1994.06.23
申请人 PHOENIX TECHNOLOGIES LTD. 发明人 TOORIANS, ARMAN;LIU, ELIZABETH Q.
分类号 G06F11/36;(IPC1-7):G06F9/44 主分类号 G06F11/36
代理机构 代理人
主权项
地址