发明名称 Pre-charged slave latch with parallel previous state memory
摘要 According to the present invention, a method and structure for using pre-charged data path techniques in those applications where it is necessary to retain the previous state of data is presented. In the preferred embodiment, a Pre-Charged Slave Latch with Parallel Previous State Memory circuit of a burst SRAM employs a parallel memory element configuration. In conjunction with this parallel memory element configuration, three stages are disclosed to implement a pre-charged data path technique for a burst SRAM memory. First, external data is loaded into the Pre-Charged Slave Latch with Parallel Previous State Memory circuit. Next, during a burst address sequence state of the Burst SRAM, the previous address state is allowed to propagate through the address decode path of the burst SRAM. Finally, the output signal of the Pre-Charged Slave Latch with Parallel Previous State Memory is pre-charged to an inactive state in parallel with other circuit elements of the pre-charged address decode path. Thus, the advantages of pre-charged data path techniques such as increased gate fanout in the address decode path and increased memory access which results in faster speed may be enjoyed in conjunction with burst SRAM memories and other applications where it is necessary to retain a previous state of data.
申请公布号 US5610862(A) 申请公布日期 1997.03.11
申请号 US19950544097 申请日期 1995.10.17
申请人 SGS-THOMSON MICROELECTONICS, INC. 发明人 TEEL, THOMAS A.
分类号 G11C7/10;(IPC1-7):G11C7/00 主分类号 G11C7/10
代理机构 代理人
主权项
地址