发明名称 COMPUTER PROCESSOR HAVING A PIPELINED ARCHITECTURE AND METHOD OF USING SAME
摘要 <p>A computer processor that performs operations in a logarithmic number system (LNS) domain includes a log converter (20) which generates log signals, a data pipeline (22), a plurality of processing elements (231a-f) coupled to respective stages (24a-d) of the data pipeline, an inverse-log converter (28), and a programmable accumulator (232) that performs various summing operations to produce an output signal. An instruction, selected from a set of instructions, is decoded by a control unit (234) to configure the computer processor to perform operations on one or more data streams. Mathematical operations that can be performed by the processor include matrix multiplication, matrix-inversion, fast Fourier transforms (FFT), auto-correlation, cross-correlation, discrete cosine transforms (DCT), polynomial equations, and difference equations in general, such as those used to approximate infinite impulse response (IIR) and finite impulse response (FIR) filters. The computer processor can be used as a co-processor (340) in a general purpose computer system.</p>
申请公布号 WO1997008609(A1) 申请公布日期 1997.03.06
申请号 US1996012515 申请日期 1996.07.31
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址