| 发明名称 |
|
| 摘要 |
Combined indication signals of data block transfers are generated by a device which reduces the number of interrupts to a host processor. The reduction in the number of interrupts enhances host system performance during data block transfers. An embodiment of the device may be a network adapter comprising network interface logic for transferring a data frame between a network and a buffer memory and host interface logic for transferring a data frame between a buffer memory and a host system. The network adapter further includes threshold logic for generating an early receive indication signal when a portion of the data frame is received. Indication combination logic delays the generation of a transfer complete interrupt to slightly before the expected occurrence of the early receive indication. The host processor is able to service both the transfer complete indication and the early receive indication in a single interrupt service routine caused by the transfer complete indication. |
| 申请公布号 |
JP2584957(B2) |
申请公布日期 |
1997.02.26 |
| 申请号 |
JP19940508372 |
申请日期 |
1993.09.17 |
| 申请人 |
3 KOMU CORP |
发明人 |
PIITAASEN BURAIAN;RO RAI CHIN;SHIAA DABURYUU HOORU |
| 分类号 |
G06F13/00;G06F13/12;G06F13/24;H04L12/56;(IPC1-7):G06F13/00;H04L12/40 |
主分类号 |
G06F13/00 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
