发明名称 Memory system having a plurality of memories, a plurality of detector circuits, and a delay circuit
摘要 Memory technologies for storing filter samples include RAMs and CCDs. Adaptive memory capability and memory servo capability improve memory characteristics. In a RAM embodiment, a detector is used to detect a memory address condition and to control the memory and the memory address register in response thereto. In a CCD embodiment, a detector is used to detect a memory reference signal and to refresh the memory signals in response thereto. Improved memory refresh, memory performance, and memory capacity enhance system characteristics. Improved memory architecture provides advantages of increased speed, lower cost, and efficiency of implementation. Information stored in memory can be scanned out at a rate greater than the addressing rate associated with the memories. This permits higher speed operation with lower cost memories. Use of an output buffer, such as a FIFO, permits normalization of memory clock rates.
申请公布号 US5602999(A) 申请公布日期 1997.02.11
申请号 US19900517005 申请日期 1990.04.30
申请人 HYATT, GILBERT P. 发明人 HYATT, GILBERT P.
分类号 B41F33/10;B60R16/02;B60R16/037;F21V23/00;G01S7/52;G01S15/89;G02F1/133;G03F9/00;G04G99/00;G05B1/03;G05B19/35;G05B19/408;G05B19/409;G05B19/4093;G05B19/414;G06F12/02;G06F13/16;G06J1/00;G07G1/12;G09G5/18;G10L19/00;G11C11/56;G11C19/28;G11C19/36;G11C27/00;G11C27/02;G11C27/04;H03H17/02;(IPC1-7):G06F12/00 主分类号 B41F33/10
代理机构 代理人
主权项
地址