发明名称 ARRANGEMENT AND METHOD RELATING TO DIGITAL INFORMATION
摘要 <p>The present invention relates to a logic circuit arrangement comprising signal input means and signal output means (1, 2) (respectively) and a number of SFQ circuits comprising Josephson junctions wherein carrier means are used for carrying digital information. SFQ circuits comprising Josephson junctions are sampled at the input/output for producing DC voltages and a train comprising at least two single flux quanta is used as carrier means for information and phase locking between at least two Josephson junctions is used to provide at least two different dynamic states of which at least one provides an output signal.</p>
申请公布号 WO1997002661(A1) 申请公布日期 1997.01.23
申请号 SE1996000809 申请日期 1996.06.20
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址