发明名称 BOUNDARY SCAN CIRCUIT AND INTEGRATED CIRCUIT USING IT
摘要 PURPOSE: To make the test time largely reducible in the test of a printed circuit board where a lot of large scale integrated circuits are mounted, or at the time when test data are long and large enough. CONSTITUTION: A changeover switch 3 branches input data 2 to an input or output exclusive scannedly buffer. Input serial wiring 13 inclusive of six input scannedly buffers 15a to 15f makes the data scanned successively. Another serial wiring 14 inclusive of six output scannedly buffers 16a to 16f makes the data scanned in order as well. A selector 4 selects either of the input serial wiring 13 or the output serial wiring 14, outputting it as the output test data 8. A control circuit 5 performs timing control through a test control signal 10, a test control signal 12 and a test clock 11.
申请公布号 JPH0915299(A) 申请公布日期 1997.01.17
申请号 JP19950160449 申请日期 1995.06.27
申请人 NEC ENG LTD;NEC CORP 发明人 KAWAMURA HAJIME;ABE YASUYUKI
分类号 G01R31/28;G06F11/22;H01L21/822;H01L27/04 主分类号 G01R31/28
代理机构 代理人
主权项
地址